I would personally love to see a good breadboard based Xmos design based around some of their newer chip offerings. You should definitely check with Xmos however as we do not know what they might have in the pipeline board wise.
For me built in debugging would be high on the priority list however, which may account for one of the tiles if it was like Startkit, I would love a 'NanoKit' - StartKit in a breadboard form factor without the LED array and touch sliders, perhaps with a horizontal slice socket at one end (or footprint for one) USB at the other.
Just my $0.02
regards
Al
USB slice kit audio examples
-
- XCore Legend
- Posts: 1274
- Joined: Thu Dec 10, 2009 10:20 pm
-
- Junior Member
- Posts: 7
- Joined: Tue Jul 29, 2014 6:42 pm
Maybe I should open a new thread...with a poll if that's possible...
I thought you are working for XMOS (o;
I'll try to get my good Farnell contacts to contact XMOS (o;
I thought you are working for XMOS (o;
I'll try to get my good Farnell contacts to contact XMOS (o;
-
- Member
- Posts: 8
- Joined: Fri Aug 01, 2014 11:56 am
I am having the same issues, I have read it it possible to connect the audio board to the usb core via alt diamond. but I haven't figured out how to declare the ports.
So my question to you is: did you get it to work? if yes how?
edit: The compatibility matrix from were I found that it should work but with revised port assignment in application
So my question to you is: did you get it to work? if yes how?
edit: The compatibility matrix from were I found that it should work but with revised port assignment in application
-
- Member
- Posts: 8
- Joined: Fri Aug 01, 2014 11:56 am
I found the solution, the documentation is wrong (at least for the audio slice 1v1) the correct pinning can be found in the schematic.
only change the port defines to
and it should work. I hope this helps you as well.
only change the port defines to
Code: Select all
#define PORT_I2S_DAC0 XS1_PORT_1D
#define PORT_I2S_DAC1 XS1_PORT_1H
#define PORT_I2S_ADC0 XS1_PORT_1K
#define PORT_I2S_ADC1 XS1_PORT_1L
#define PORT_I2S_LRCLK XS1_PORT_1I
#define PORT_I2S_BCLK XS1_PORT_1A
#define PORT_MCLK_IN XS1_PORT_1E
#define PORT_GPIO XS1_PORT_32A
#define PORT_I2C XS1_PORT_4E