XCore Exchange

Code: Select all

#include "es9038q2m.h"


#define DAC_REGWRITE(reg, val) {data[0] = val; i2c_shared_master_write_reg(i2c_dac, ES9028M_I2C_ADDR, reg, data, 1);}
#define DAC_REGWRITE_MONO(reg, val) {data[0] = val; i2c_shared_master_write_reg(i2c_dac, ES9028M_I2C_ADDR_MONO, reg, data, 1);}
#define DAC_REGREAD(reg, val)  {i2c_shared_master_read_reg(i2c_dac, ES9028M_I2C_ADDR, reg, val, 1);}

#define EEPROM_ADDRWRITE(addr, val) {data[0] = val; i2c_shared_master_write_reg(i2c_dac, E24AA02_ADDR, addr, data, 1);}
#define EEPROM_ADDRREAD(addr, val)  {i2c_shared_master_read_reg(i2c_dac, E24AA02_ADDR, addr, val, 1);}

on tile [0] : port p_scl = PORT_I2C_SCK;
on tile [0] : port p_sda = PORT_I2C_SDA;
struct r_i2c i2c_dac = {p_sda, p_scl};
on tile [0] : out port p_dac = PORT_T0_CONTROL;

void DAC_init(void)
{
    unsigned char data[1] = {0};
    i2c_shared_master_init(i2c_dac);
    ...
    

Code: Select all

struct r_i2c i2c_dac = {p_scl, p_sda, 1000};

Code: Select all

/** Struct that holds the data for instantiating the I2C module - it just
 * comprises two ports (the clock port and the data port), and the speed of
 * the bus which is a compile time define.
 */
typedef struct r_i2c {
    port scl;      /**< Port on which clock wire is attached. Must be on bit 0 */
    port sda;      /**< Port on which data wire is attached. Must be on bit 0 */
    unsigned int clockTicks; /**< Number of reference clocks per I2C clock,
                              *   set to 1000 for 100 Khz. */
} r_i2c;