JTAG supply voltage - error in data sheets?

Technical discussions around xCORE processors (e.g. xcore-200 & xcore.ai).
Post Reply
User avatar
CousinItt
Respected Member
Posts: 360
Joined: Wed May 31, 2017 6:55 pm

JTAG supply voltage - error in data sheets?

Post by CousinItt »

Hi all,

I've just been checking the voltages on the xcore-200 explorerkit JTAG pins with nothing connected. The TDI and TMS inputs are pulled up to about 2.5V, but the XE216 data sheet says they should be pulled to VDDIOL, which is 3V3 in the explorer kit.

However VDDIOT is 2V5, so I'm wondering if the data sheet is in error.

Do you have any other ideas that might explain the discrepancy? I was measuring with a high impedance instrument, so it's not that.

Thanks.


User avatar
mon2
XCore Legend
Posts: 1913
Joined: Thu Jun 10, 2010 11:43 am
Contact:

Post by mon2 »

VDDIOT believe is for the Ethernet PHY interface.

It is not uncommon to have port pins which are working @ 2v5 but are 3v3 tolerant. If it is working for the XMOS kit, consider it to be safe to use. If really concerned, apply a 0 ohm resistor to allow you to steer this power rail to a 2v5 or 3v3 source.
User avatar
CousinItt
Respected Member
Posts: 360
Joined: Wed May 31, 2017 6:55 pm

Post by CousinItt »

Hi Mon2,

and thanks. Yes I also thought that VDDIOT is used for the PHY interface, that's why I'm surprised the JTAG appears to be using the same supply.

Ignoring the absolute maximum ratings, the maximum input specified in the data sheet is 3V6 for a 3V3 supply. There's no mention of any tolerance for these voltage levels when using a 2V5 supply for VDDIOT, so I'd like to be cautious. I need to use a voltage regulator for the JTAG interface, so it's just a question of what to use. I think I'm going to stick with 2V5 for now.

I'd still like an answer to my original question. Failing that I'll have to look at the JTAG levels when using 3V3 for VDDIOT when I produce an xcore-200 board in the next month or so.
User avatar
CousinItt
Respected Member
Posts: 360
Joined: Wed May 31, 2017 6:55 pm

Post by CousinItt »

All JTAG signals have roughly 3V3 high levels when the XTAG is in use, so not sure why the 2V5 levels appear when it's not.
Post Reply