The official XS1-SU1 discussion thread

Technical discussions around xCORE processors (e.g. xcore-200 & xcore.ai).
User avatar
leon_heller
XCore Expert
Posts: 546
Joined: Thu Dec 10, 2009 10:41 pm
Location: St. Leonards-on-Sea, E. Sussex, UK.
Contact:

Post by leon_heller »

What is the intended application for the on-chip ADC? Being only 12-bits, it isn't suitable for high-quality audio, which is obviously where the device will mainly be used.


User avatar
Bianco
XCore Expert
Posts: 754
Joined: Thu Dec 10, 2009 6:56 pm
Contact:

Post by Bianco »

Analog sensors and perhaps battery voltage monitoring?
While very suitable for audio, its still a general purpose device.
DrNO
Member++
Posts: 31
Joined: Mon Feb 06, 2012 11:42 pm

Post by DrNO »

When will you guys be releasing the schematics for the Audio board based on the SU1? Or the example schematic?
User avatar
Berni
Respected Member
Posts: 363
Joined: Thu Dec 10, 2009 10:17 pm
Contact:

Post by Berni »

leon_heller wrote:What is the intended application for the on-chip ADC? Being only 12-bits, it isn't suitable for high-quality audio, which is obviously where the device will mainly be used.
As far as i understand its to make it more useful as a microcontroler as those almost always have 10 or 12bit ADCs, Audio ADCs are usually kept in separate chips away from that noisy CPU in order to make some actual use out of there bit depth.

But i don't see this as being a very good MCU because it lacks I/O. You often want to connect a heap of stuff to MCUs. The package might not be the best for MCUs too since they almost never come in BGAs for obvious reasons.

But for the audio solutions that are so very popular it fits in great.It has all the vital stuff you need inside it minus the audio codec, but that is usually kept external.
User avatar
Folknology
XCore Legend
Posts: 1274
Joined: Thu Dec 10, 2009 10:20 pm
Contact:

Post by Folknology »

Inside this library (not sure if the other parts have been tried by the way) is my recently created XS1-SU1 part for Eagle. Clearly this has not been checked or tried and comes with no guarantees please take a look however and let me know if you find any errors or have any feedback etc..
xmos-lbr.zip
Xmos Eagle library including XS1-SU1
(7.57 KiB) Downloaded 344 times
xmos-lbr.zip
Xmos Eagle library including XS1-SU1
(7.57 KiB) Downloaded 344 times
regards
Al
User avatar
shawn
XCore Addict
Posts: 238
Joined: Thu Dec 17, 2009 5:15 am

Post by shawn »

Hello XCORE!,
Its been well over a year since I last posted to these forums.
I have been in stealth mode for quite a time now.
This chip, XS1-SU1 has a lot of potential, to me for many applications.
The ADC shall be effective in sniffing with the tightest possible latencies.
And sure the ENOB resolution would not warrant using it for all audio solutions,
I am sure it was never meant to be, It would take a lot more silicon and heat to
achieve higher ENOBs. Also as spoken early on this thread someone pointed to
the fact of isolation of ADC's in audio use. For audio boards, say,,, for live prossess
modules, the ADC within the SU1 would be superb for control voltage applications.
making dynamic control for audio very simple, affordable, and tightly tweaked.
And of coarse it applies across the whole electronic industries, its a supper PID, PLLC etc...
This new XS-1S line, shall adapt well for systems chips in massive XMOS hierarchies.
The AS1-SU1,,, I agree! has very good marketing potential.
Waiting with baited breath for the new release...
Shawn 8-)
User avatar
Bianco
XCore Expert
Posts: 754
Joined: Thu Dec 10, 2009 6:56 pm
Contact:

Post by Bianco »

Some info that I found on the net that hasn't been publicly released by XMOS yet, but leaked from a distributor.

First of all, the SU2 dual-core device will likely be a BGA140 package with 6 analog inputs.
SU2.png
SU2 Information
(234.11 KiB) Not downloaded yet
SU2.png
SU2 Information
(234.11 KiB) Not downloaded yet
Second, there will be another SU1 development board, which is different from the DJ kit on the website right now. There is a main board containing the microprocessor and power etcetera and an attachable audio interfacing board with 4 x input, 4 x output, MIDI in & out and a bunch of LEDs.
SU1_dev.png
SU1 USB 2.0 Development board
(171.88 KiB) Not downloaded yet
SU1_dev.png
SU1 USB 2.0 Development board
(171.88 KiB) Not downloaded yet
Also the ADCs are on a separate node that is fully routable in the system, so with multi-chip setups you can access the ADCs of another chip directly through a channel.

Furthermore you don't need a decent reset signal anymore, there is an internal reset generator.
This will work when you use the integrated regulators, I don't know about external supplies yet, but there won't be many using that anyway (besides me :p).

If anyone has paid attention, the TRST_N signal is not routed out anymore.
This signal is internally generated. JTAG can be reset with a sequence on the TMS and clock line, which is already been done for a while when you use the XTAG2.
User avatar
Folknology
XCore Legend
Posts: 1274
Joined: Thu Dec 10, 2009 10:20 pm
Contact:

Post by Folknology »

Hey nice find Bianco, maybe we should concentrate on places other than the forum for new info ;-)

regards
Al
User avatar
segher
XCore Expert
Posts: 844
Joined: Sun Jul 11, 2010 1:31 am
Contact:

Post by segher »

Bianco wrote:First of all, the SU2 dual-core device will likely be a BGA140 package with 6 analog inputs.
That should be a neat device, a multi-core in a BGA :-)
Furthermore you don't need a decent reset signal anymore, there is an internal reset generator.
This will work when you use the integrated regulators, I don't know about external supplies yet, but there won't be many using that anyway (besides me :p).
You still need to bring up VddIO before Vdd I suppose?
If anyone has paid attention, the TRST_N signal is not routed out anymore.
This signal is internally generated. JTAG can be reset with a sequence on the TMS and clock line, which is already been done for a while when you use the XTAG2.
Yeah I noticed. There is also a new IDCODE, and an extra device in the chain.

TRST is not the same as sending five ones on TMS. For one thing, TRST is
asynchronous, while the TMS thing is synchronous to the JTAG clock (and
requires that clock!) On the G4 you really need TRST, but on the L1
everything JTAG seems to be fixed (yay!), so we can do without.
User avatar
Bianco
XCore Expert
Posts: 754
Joined: Thu Dec 10, 2009 6:56 pm
Contact:

Post by Bianco »

segher wrote:
Bianco wrote:Furthermore you don't need a decent reset signal anymore, there is an internal reset generator.
This will work when you use the integrated regulators, I don't know about external supplies yet, but there won't be many using that anyway (besides me :p).
You still need to bring up VddIO before Vdd I suppose?
When you use both integrated regulators (And thus only supply VBUS to PVIN and 3V3 to VDDIO), power supply sequencing is implemented.
I suppose that the POR will monitor the 3V3.
Post Reply