new xcore.ai - more details?

Technical discussions around xCORE processors (e.g. General Purpose (L/G), xCORE-USB, xCORE-Analog, xCORE-XA).
ozel
Active Member
Posts: 44
Joined: Wed Sep 08, 2010 10:16 am

new xcore.ai - more details?

Postby ozel » Tue Mar 24, 2020 3:58 pm

Hey,

since there's still no thread about the new chip generation, I felt an urge to start this. :-)
From the tech. white paper it looks like we could be getting minimum 2 cores running with 800 MHz each, that'd be amazing!

I've got two burning chip package questions since I'm designing new boards right now:
Will there be a package that is pin-compatible one of the previous xcore-200 chips, if so which one?
If not pin compatible, would xcore.ai still be offered in a TQFP package? (Pretty please 'yes'! :)

Cheers,
Oliver
User avatar
akp
Respected Member
Posts: 421
Joined: Thu Nov 26, 2015 11:47 pm

Postby akp » Fri Mar 27, 2020 1:51 pm

I'm pretty stoked about the FPU and the vector unit, but I would like the RGMII too. I know that's not the focus of this part but it would be pretty cool for my application, which uses DSP and Ethernet but not AI.
Redeye
Experienced Member
Posts: 113
Joined: Wed Aug 03, 2011 9:13 am

Postby Redeye » Mon Mar 30, 2020 9:45 am

This does look interesting. For me the vector arithmetic part looks especially interesting as it can probably be used for big FIR filters which the current architecture isn't great for. Not too bothered about package, as long as it's not that TQFN package again - that would be a dealbreaker because it was a nightmare to work with.
User avatar
akp
Respected Member
Posts: 421
Joined: Thu Nov 26, 2015 11:47 pm

Postby akp » Wed Apr 01, 2020 9:38 pm

Any idea if we're limited to same number of chanends and cores per tile as in XS1 and XS2?

Edit: it looks like we're limited to 8 cores still. I think with the new FreeRTOS SOC framework XMOS is working on it would be beneficial to have more cores and chanends, and use the low priority cores to form the interfaces we need between XC cores (peripherals) and FreeRTOS core(s).
ozel
Active Member
Posts: 44
Joined: Wed Sep 08, 2010 10:16 am

Postby ozel » Fri Apr 03, 2020 8:09 pm

yeah, though it seems this time every logical core of max. 8 per tile (I love that they’ve reintroduced the old hardware thread term ;) would be able to get 100 MHz and run with up to 200 Mips in dual-issue mode
User avatar
TSC
Experienced Member
Posts: 100
Joined: Sun Mar 06, 2011 11:39 pm

Postby TSC » Thu Jun 04, 2020 12:59 am

Some xcore.ai news!

Insightful analysis of xcore.ai from The Linley Group

tinyML Talks Webcast: Low-cost neural network inferencing on the edge with xcore.ai

It looks like the new parts are still undergoing final tweaks and testing.
kevpatt
Member++
Posts: 23
Joined: Thu Feb 09, 2017 4:53 pm

Postby kevpatt » Sun Jun 14, 2020 12:59 am

In the Linley report it seems to indicate the chip has 4 xCONNECT links, which would enable scalability well beyond two chips. That would be huge.
Any idea if these links are compatible with xCORE-200 links? That would enable use of an xCORE-200 co-processor to host RGMII, additional USB, or lots of additional GPIO... I would assume so, as it seems XS3 is a natural evolution from XS2 and the internal architecture seems about the same (plus the Vector and FP capability).

This is an incredible development. Way to go XMOS!

Who is online

Users browsing this forum: No registered users and 2 guests