I want to make a daisy chain network from scratch. to do this i wanted to import "ethernet board support deffenitions" from the networking file in my project, but then a error signe comes in that does not say what the error is...
All the other files in the networking file shows the same error exept for the "Ethernet/tcp module"...
Do you know what is going on?
thanks
Why can't I use any of the building bloxs in the networking
-
- Newbie
- Posts: 1
- Joined: Mon Jan 05, 2015 9:54 pm
-
Verified
- XCore Legend
- Posts: 1164
- Joined: Thu May 27, 2010 10:08 am
Instantiating more than 2 ethernet ports on a chip should be OK. However, there are restrictions:
There is the lite ethernet which uses 2 logical cores. The full ethernet uses 5 logical cores for a single port, 7 for dual port (max number of ports).
However, on a tile, you can only pin out 2 x MII interfaces due to available ports, and that's a squeeze.
So you could have 3 x lite ethernet macs (2 on one core, 1 on the other) or a dual full + lite.
Of course, you will need to add the logic regarding how these are connected and how traffic passes from one to the other. Please be aware that a full switch is something that would be an issue to implement due to buffer memory and lack of fast CAM.
The components should support multiple instances (no globals) but please be aware that we have not tested this.
There is the lite ethernet which uses 2 logical cores. The full ethernet uses 5 logical cores for a single port, 7 for dual port (max number of ports).
However, on a tile, you can only pin out 2 x MII interfaces due to available ports, and that's a squeeze.
So you could have 3 x lite ethernet macs (2 on one core, 1 on the other) or a dual full + lite.
Of course, you will need to add the logic regarding how these are connected and how traffic passes from one to the other. Please be aware that a full switch is something that would be an issue to implement due to buffer memory and lack of fast CAM.
The components should support multiple instances (no globals) but please be aware that we have not tested this.
Engineer at XMOS