Animated by this discussion, i´m close to have a full two layer breakout of the chip.
It passes metric DRC test, and need little work to pass imperial too (6mil/24mil and 0.15/0.6mm).
Now the real question. What is the best footprint in order to make a dip component for prototyping.
As hint, on the west side there is 10 pin jtag interface (5xjtag+reset+debug+vccio+gnd) on the underside,
clock and reset are routed to NW corner.
Development board for XS1-L2
Footprint ? all the IOs to pins :). It has 84 IOs, that means at least 2x50 :) so plenty of GND and +3V3.
If you space the two rows 0.9" (like DIP64) then it would be a big beast :) but if you do two rows on each side and you start to space them at 0.8" and 1" with 25 pins per row then... it will have some 2.6"x1.3" (64x32 mm) and will be great !
If you are making a breakout board then please include 1V regulator (several footprints), reset (several footprints), a crystal and a FLASH :).
If you space the two rows 0.9" (like DIP64) then it would be a big beast :) but if you do two rows on each side and you start to space them at 0.8" and 1" with 25 pins per row then... it will have some 2.6"x1.3" (64x32 mm) and will be great !
If you are making a breakout board then please include 1V regulator (several footprints), reset (several footprints), a crystal and a FLASH :).
- Attachments
-
- breakoutl2.png (3.44 KiB) Viewed 4198 times
- breakoutl2.png (3.44 KiB) Viewed 4198 times
Last edited by ale500 on Wed Nov 17, 2010 3:59 pm, edited 1 time in total.
If you use 2mm headers instead the thing could be smaller. I do not think it will be much cheaper, though and everyone will chime ! :mrgreen:
nisma:
Hmm, Are you allowed to have a via on a pad when soldering with solderpaste ?
Hmm, Are you allowed to have a via on a pad when soldering with solderpaste ?
Probably not the most confused programmer anymore on the XCORE forum.
The pad/via on the north side are ok. On the south-east corner not really.
The point is, that some part of this line and vias including north-east corner line needs to be removed,
like the vcc signal located at south-west corner. Further, in the lib the vias and traces for m[0:3]
should be removed for having greater control of gnd/vcc routing in order to eventually bring gnd down on
the south-east corner. For now, the vias on the corners for vcc/gnd are only as placeholder, in order to
remaind the usage, there need to be removed. This image is a lib and not a layout image.
The point is, that some part of this line and vias including north-east corner line needs to be removed,
like the vcc signal located at south-west corner. Further, in the lib the vias and traces for m[0:3]
should be removed for having greater control of gnd/vcc routing in order to eventually bring gnd down on
the south-east corner. For now, the vias on the corners for vcc/gnd are only as placeholder, in order to
remaind the usage, there need to be removed. This image is a lib and not a layout image.
How are you planning to solder it ? If I may ask.
Soldering, Stencil and Reflow. If you mean Via/solder on the center Pad, i plan only to cover the non via part
with solder mask.
with solder mask.