I am occasionally questioned about the USB implementation on Xmos (maybe I posted too much in the past re USB) the most common thing folks miss is the sacrifice one has to deal with on the ports lost when USB is added.
Looking at the USB doc I notice the unuseable ports are not enumerated, you have to read the Li check-list doc to see that port table.
It would really help if that table could be added directly to the USB Lib doc.
PS sometimes folks are trying to use GA's and don't even register the LI check list..
regards
Al
USB port usage questions and docs
-
- XCore Legend
- Posts: 1274
- Joined: Thu Dec 10, 2009 10:20 pm
-
- XCore Expert
- Posts: 956
- Joined: Fri Dec 11, 2009 3:53 am
- Location: Sweden, Eskilstuna
Has the G series the same HW support for USB 2.0? E.g. could you connect 4 UTMI/ULPI* chip to a G4 ?
(UTMI) = USB 2.0 Transceiver Macrocell Interface
(ULPI) = UTMI Low Pin Interface
The XDK 2.? used the CY7C68000A UTMI which supports 8-bit unidirectional, 8-bit bidirectional, or 16-bit
bidirectional external data interface @ 16-bit 30-MHz or 8-bit 60-MHz parallel interface.
The XDK implemetation uses 16 bit.
The XDK 3.0 is using USB3317 ULPI with a (single) 8-bit data interface.
Is there any HW layer with MUX/DEMUX in the G4 ?
(UTMI) = USB 2.0 Transceiver Macrocell Interface
(ULPI) = UTMI Low Pin Interface
The XDK 2.? used the CY7C68000A UTMI which supports 8-bit unidirectional, 8-bit bidirectional, or 16-bit
bidirectional external data interface @ 16-bit 30-MHz or 8-bit 60-MHz parallel interface.
The XDK implemetation uses 16 bit.
The XDK 3.0 is using USB3317 ULPI with a (single) 8-bit data interface.
Is there any HW layer with MUX/DEMUX in the G4 ?
Probably not the most confused programmer anymore on the XCORE forum.
-
- Member
- Posts: 13
- Joined: Fri Dec 11, 2009 10:51 am
Yes, although I've never seen more than 1 USB PHY on a board with XCorecould you connect 4 UTMI/ULPI* chip to a G4?