USB library ports mismatch datasheet?

Technical questions regarding the xTIMEcomposer, xSOFTip Explorer and Programming with XMOS.
jorsc
Member++
Posts: 16
Joined: Fri May 05, 2017 1:39 pm

USB library ports mismatch datasheet?

Postby jorsc » Mon Jan 07, 2019 5:14 pm

I'm using a XU216 processor and according to the USB device library some ports are reserved when using this library.
The library uses the following defines for these ports:

#elif (XUD_SERIES_SUPPORT == XUD_X200_SERIES)
#define PORT_USB_CLK on USB_TILE: XS1_PORT_1C
#define PORT_USB_TXD on USB_TILE: XS1_PORT_8A
#define PORT_USB_RXD on USB_TILE: XS1_PORT_8B
#define PORT_USB_TX_READYOUT on USB_TILE: XS1_PORT_1K
#define PORT_USB_TX_READYIN on USB_TILE: XS1_PORT_1H
#define PORT_USB_RX_READY on USB_TILE: XS1_PORT_1I
#define PORT_USB_FLAG0 on USB_TILE: XS1_PORT_1E
#define PORT_USB_FLAG1 on USB_TILE: XS1_PORT_1F
#define PORT_USB_FLAG2 on USB_TILE: XS1_PORT_1G
#else

All ports match the datasheet except for port XS1_PORT_1C (usb clk). This port is according to datasheet PORT_1J.

Is this a bug or am I missing something??
User avatar
mon2
XCore Legend
Posts: 1399
Joined: Thu Jun 10, 2010 11:43 am

Postby mon2 » Tue Jan 08, 2019 8:39 pm

Looks like a mismatch.

Review these:

http://www.xcore.com/viewtopic.php?t=6598

The spreadsheet:

https://www.xmos.com/developer/publishe ... es-portmap

The spreadsheet does not state any issue in using port 1C so that means it is free.

Appears that it should be:

Code: Select all

<Port Location="XS1_PORT_1J" 

Who is online

Users browsing this forum: No registered users and 2 guests